and intravascular photoacoustic (IVPA) imaging produces an imaging modality with high sensitivity and specificity which is particularly needed in interventional cardiology. Conventional side-looking IVUS imaging with a single-element ultrasound (US) transducer lacks forward-viewing capability, which limits the application of this imaging mode in intravascular intervention guidance, Doppler-based flow measurement, and visualization of nearly, or totally blocked arteries. For both side-looking and forward-looking imaging, the necessity to mechanically scan the US transducer limits the imaging frame rate, and therefore, array-based solutions are desired. In this paper, we present a low-cost, compact, high-speed, and programmable imaging system based on a field-programmable gate array suitable for dual-mode forward-looking IVUS/IVPA imaging. The system has 16 US transmit and receive channels and functions in multiple modes including interleaved photoacoustic (PA) and US imaging, hardware-based high-frame-rate US imaging, software-driven US imaging, and velocity measurement. The system is implemented in the register-transfer level, and the central system controller is implemented as a finite-state machine. The system was tested with a capacitive micromachined ultrasonic transducer array. A 170-frames-per-second (FPS) US imaging frame rate is achieved in the hardware-based high-frame-rate US imaging mode while the interleaved PA and US imaging mode operates at a 60-FPS US and a laser-limited 20-FPS PA imaging frame rate. The performance of the system benefits from the flexibility and efficiency provided by the low-level implementation. The resulting system provides a convenient backend platform for research and clinical IVPA and IVUS imaging.
I. INTRODUCTION

I
N intravascular ultrasound (IVUS) imaging, a highfrequency (20-50 MHz) ultrasound (US) transducer is attached to a catheter, which is then inserted into a blood vessel to visualize its arterial structure with high imaging resolution [1] . The lumen dimensions and the morphological information about the arterial wall provided by Manuscript IVUS imaging can be used to demonstrate the presence and extent of atherosclerosis and arterial calcification [2] - [4] . The radio frequency A-scan signals acquired with IVUS can be processed to measure the blood velocity for stenosis severity analysis [5] - [7] . Despite the unique value of IVUS imaging in clinical cardiology, this imaging modality is not considered a comprehensive diagnostic tool. The histopathological information provided by IVUS imaging is limited [8] . This imaging modality has low sensitivity in detecting lipid-rich lesions [9] , which are highly related to the vulnerability of atherosclerotic plaques [10] . Intravascular photoacoustic (IVPA) imaging, an imaging modality that combines the contrast of optical absorption with the resolution and penetration depth of US imaging [11] - [14] , complements IVUS imaging by mapping the lipid-specific chemical composition of the artery wall [15] . Integrating IVUS and IVPA imaging will result in a more comprehensive imaging system with potentially better sensitivity and specificity which is needed in interventional cardiology [16] . The first integrated IVPA and IVUS imaging systems were implemented by Sethuraman et al. [17] . In this system, a single-element side-looking transducer was used for imaging, and a complete image frame showing the cross section of the blood vessel was formed by mechanically rotating the imaging phantom. Although this method makes high-frame-rate real-time imaging difficult [17] , [18] , the mechanical-rotationbased imaging scheme continues to be in use today for IVPA and IVUS imaging system implementation [15] , [19] - [21] . Lasers with a high-repetition rate (up to 2 kHz) were used to boost the frame rate; the maximum frame rate achieved thus far is 25-frames-per-second (FPS) [15] , which is significantly lower than the laser repetition rate. The side-looking imaging scheme lacks forward-viewing capability that is important in guiding intravascular interventions [22] and imaging nearly or totally blocked arteries [23] (e.g., chronic total occlusions [24] ). Doppler and correlation-based velocity measurement cannot be used in side-looking imaging systems because the imaging plane is perpendicular to the blood flow. The decorrelation-based approach [6] can be used to measure blood velocity, but this approach requires extra calibration [25] , which is difficult to perform in vivo. To enable forward-viewing capability and velocity measurement as well as to boost the frame rate of a combined IVPA and IVUS imaging system, a forward-looking transducer array can be used. With a forward-looking transducer array, 0885-3010 © 2018 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See ht. tp://ww. w.ieee.org/publications_standards/publications/rights/index.html for more information. the imaging plane is parallel to the blood flow, making Doppler and correlation-based velocity measurement feasible; and the acquisition of one image frame requires significantly fewer laser firings and US transmissions. Transducer arrays and supporting front-end electronics for array-based forward-looking IVUS and IVPA imaging have been researched on during the past two decades [22] , [26] - [35] , and so have the backend imaging systems [36] - [39] . However, the backend systems still have room for improvement. The systems in [36] - [38] are based on programmable imaging systems (e.g., Verasonics, Inc., Redmond, WA, USA), which are convenient to program from a high level but lack low-level programing flexibility and portability. The system in [39] is based on a field-programmable gate array (FPGA), which is significantly more portable than a general-purpose programmable system, and therefore, more suitable for an environment such as the cath lab. However, the system reported in [39] was only used for data acquisition, and not for real-time imaging.
In this paper, we present a compact FPGA-based multimodal imaging system for forward-looking IVPA and IVUS imaging to support a catheter designed using a transparent capacitive micromachined ultrasonic transducer (CMUT) array [40] , [41] . The system features US imaging, photoacoustic (PA) imaging, and velocity measurement. A preliminary version of the system that features US imaging exclusively was presented in [42] . With the data acquisition and processing logic implemented on a single FPGA, the system can be miniaturized (Fig. 1 ). An FPGA-based PA and US imaging system was implemented by Alqasemi et al. [43] in 2011, followed by two upgraded versions in 2012 [44] and 2014 [45] , respectively. The system operates at a 20-FPS US and a 15-FPS interleaved PA and US imaging frame rate. A peripheral component interconnect express (PCIe) board serves as a data coordinator between the host personal computer (PC) and the FPGA to transfer data sampled at 40 MS/s. FPGA-based US imaging systems (US only) have also been implemented [46] , [47] . The system in [46] operates at a 1.5-FPS imaging frame rate. Images are reconstructed with static receive beamforming from US data sampled at 50 MS/s. The system in [47] operates at a 30-FPS imaging frame rate. Pseudo-dynamic receive beamforming (pseudo-DRBF) is used to reconstruct images from US data sampled at 40 MS/s. Compared with the previous work, the system reported in this paper features higher imaging frequency enabled by front-end circuits that operate at higher frequency (20 MHz for transmit and 60 MHz for receive) and higher sampling rate (125 MS/s and ×4 linear interpolation), higher frame rate (170-FPS US and 20-FPS PA) enabled by low-level system implementation. Furthermore, this system offers the capabilities of multimodal operation (software/hardware-based US, interleaved PA and US, velocity measurement) and image reconstruction based on fully dynamic receive beamforming (DRBF).
The overall architecture of the system, the implementation of its core components, and its four working modes are described in detail in Section II. Experiments have been conducted to test the imaging and velocity measurement capability of the system and the results are presented in Section III, followed by Section IV, which suggests system performance improvements, highlights the system's unique features, and explores other potential system applications. Fig. 2 shows a five-part system overview consisting of: a custom front-end analog circuit board for US transmission and reception, an analog-to-digital converter (ADC) board There are two FPGA mezzanine card (FMC) connectors, FMC1 and FMC2, as well as several SubMiniature version A (SMA) connectors on the FPGA board. The digital input ports of the front-end analog circuit board are connected to FMC2 through an FMC cable to receive digital excitation signals from the FPGA. The analog output ports of the front-end analog circuit board are connected to the input of the ADC board, which digitizes the received acoustic signals and feeds them to the FPGA through FMC1.
II. METHODS
A. System Overview
The laser works in internal flashlamp and external Q-switch mode to ensure stable synchronization with the FPGA. The flashlamp output trigger signal from the laser is connected to one of the SMA connectors (USER_SMA_CLOCK_P [48] ) on the FPGA board and the Q-switch input port of the laser is connected to another SMA connector (USER_SMA_GPIO_N [48] ) to receive the external Q-switch signal from the FPGA. The FPGA board is connected to the PC via a 1-Gb/s Ethernet connection. The system parameters are listed in Table I . Fig. 3 shows the block diagram of a single channel of the front-end analog circuit board and where it connects to the FPGA board, the ADC board, and the CMUT. The FPGA generates two digital excitation signals per channel and sends them through FMC2 to the high-voltage (HV) pulser (MAX14808, Maxim Integrated Inc., San Jose, CA, USA), where a bipolar HV signal with a peak value up to ±100 V is generated to excite the CMUT array element. The widths of the positive and negative digital excitation signals, which can be programed from the FPGA with a precision of 2.67 ns, determine the widths of the positive and negative poles of the HV signal. The HV signal is then passed through a bias-T circuit where a dc voltage is added to bias the CMUT, which is wire bonded to a chip carrier with an oil tank on the top, to perform measurements in immersion. In receive, the acoustic signals are converted by the CMUT to electric signals and amplified by a low-noise amplifier (MAX2034, Maxim Integrated Inc., San Jose, CA, USA) with a gain of 19 dB before going through a buffer (AD8044, Maxim Integrated Inc., San Jose, CA, USA) and being transmitted to the ADC board via a coaxial cable. The ADC board digitizes the signals with a precision of 12 bits at a 125-MS/s sampling rate and feeds them as double-lane dual data rate (DDR) low-voltage differential signaling (LVDS) outputs to the FPGA through FMC1.
B. CMUT Excitation and Data Acquisition
C. System Implementation on the FPGA Board
The FPGA system design was developed in Xilinx Integrated Synthesis Environment and implemented in Verilog hardware description language (Fig. 4) .
1) Clock Domains of the System: Three clock domains are involved in the system: the 125-MHz main clock domain, the 375-MHz front-end clock domain, and the 200-MHz DDR3 memory clock domain. The 125-MHz main clock speed was chosen to match the sampling rate of the ADC as well as the working speed of the Ethernet medium access controller (MAC), which was generated by the Xilinx Core Generator. Since the outputs of the ADC are double-lane 12-bit DDR LVDS signals, a clock speed of 125 × 12 (number of bits) ÷2 (double lane) ÷2 (DDR) = 375 MHz [49] has to be used in the ADC interface to decode the ADC's outputs. The same clock speed is used in the transmit beamformer to increase the precision at which the US transmit delay pattern and the excitation waveforms can be programed. The DDR3 memory interface was also generated by the Xilinx Core Generator and its default working speed is 200 MHz. We used this default working speed for the DDR3 memory interface because its behavior was the most predictable and efficient at this speed, although some interclock domain logic and first-in-firstout (FIFO) buffers are needed to synchronize with the other two clock domains. Compared to the 125-MHz main clock speed, this 200-MHz working speed also results in quicker DDR3 read and write operations. 
2) Ethernet-Based FPGA-PC Communication:
In this system, we used a PC for user interface and image display. The PC and the FPGA communicate with each other through a 1-Gb/s Ethernet link. The FPGA receives instructions in the form of Ethernet packets, executes them, and sends the outputs, which are also in the form of Ethernet packets, back to the PC for further processing and visualization. The first 14 bytes of a valid instruction to the system specify the MAC addresses of the FPGA and the PC as well as the length of the instruction, followed by 69 bytes of data [ Fig. 5(a) ]. The first two bytes are the opcode, and the rest are the operand. The MAC address information is used by the instruction detector, which is implemented as a finite-state machine (FSM), to receive user instructions only and filter out Ethernet packets from other applications on the PC. When a valid instruction is detected, the instruction detector receives it and pushes it into an instruction register.
3) Instruction Set Architecture: The controller of the system is also implemented as an FSM [ Fig. 5(b) ]. The controller has several branches, each corresponding to a specific instruction opcode. While in operation, the controller checks the instruction register every clock cycle. Upon receiving a valid instruction, the controller reads the opcode and transitions to the starting state of the appropriate branch. After execution, the controller sends a signal to the instruction detector to clear the instruction register, thereby avoiding double execution. The execution of each instruction includes a series of low-level operations. For example, the execution of the "high-framerate US imaging" instruction includes the following operations (phase 2 in Fig. 7 ): 1) load beamforming delay information for the current beam from DDR3 to the system; 2) excite transducer array; 3) receive echo signals and perform DRBF; 4) send beamformed data to the PC; 5) if it is the last beam reset the beam counter, else increase the beam count by one; and 6) go back to 1). A new instruction can be added to the system by adding one more branch to the controller FSM.
D. Full DRBF on the FPGA
Dynamic receive beamforming is conceptually straightforward in conventional phased array (CPA) imaging. For each pixel along a scanline, the corresponding sample index in each A-scan is calculated. With this index, the contributing sample is selected and summed with matching samples from other channels to obtain the pixel value. Computationally expensive floating-point operations such as the trigonometric and square root functions, multiplication, and division are needed when calculating the indices [50] and calculating these on the fly degrades the system performance. It is preferred to calculate the indices beforehand, store them on the FPGA, and read them directly in operation. However, it is difficult to store the indices for a complete image frame on the FPGA due to its limited memory resource. Solutions such as static receive beamforming [46] and pseudo-DRBF [47] can resolve this issue, but these approaches result in suboptimal image quality.
We used the DDR3 memory module on the FPGA board [48] to store the DRBF delay information instead of storing it in the on-chip FPGA memory. With the DRBF delay information, the proposed approach selects contributing A-scan samples and sums matching samples on the fly. Each channel is equipped with a flip-flop that stores the A-scan sample from the previous clock cycle. Combined with the currently observed A-scan sample, three more samples are linearly interpolated to improve the precision of DRBF. The interpolation is performed by adding consecutive samples and right-shifting (÷2) the result [44] . A control FIFO is used to assist real-time sample selection [ Fig. 6(a) ]. During DRBF, the 4-bit value at the output port of the control FIFO determines whether a particular sample should be selected from the available A-scan samples (1 bit) in this cycle and which sample to select (3 bits). The selected sample is written into a small buffer FIFO and then summed with matching samples from other channels and written into a scanline FIFO (Figs. 4 and 6 ). The summation process continues as long as none of the buffer FIFOs are empty [ Fig. 6(b) ]. In this way, US data acquisition and DRBF are pipelined , which saves time and storage space. The values inside the control FIFOs are precalculated on the PC and written into the DDR3 memory before imaging is started. At the beginning of each iteration in DRBF, the values for a particular beam are loaded from the DDR3 memory into the control FIFO before US transmission.
E. Multimodal System Operation
The system has multiple working modes. For each mode, a custom C program runs on the PC to collaborate with the FPGA. More working modes can be added to the system by expanding the system's instruction set or customizing the software.
1) Hardware-Based High-Frame-Rate Ultrasound Imaging Mode:
The system operation can be divided into two phases (Fig. 7) . In the first phase, users are prompted to input imaging parameters such as the start and end imaging depth, transmit focal depth, frame rate, and excitation waveform. The software processes these parameters; calculates other important parameters such as the number of scanlines, transmit delay patterns, and sample selection information for DRBF; attaches these parameters to instructions as operands; and sends them to the FPGA. The sample selection information is written into the DDR3 memory module, and the other parameters are stored in preassigned registers in the FPGA.
In the second phase, the FPGA actively performs CPA imaging at the user-specified frame rate and sends beamformed data to the PC for postprocessing that includes bandpass filtering, Hilbert transform, envelope detection, and scan conversion, as well as image display. If the user-specified frame rate is too high and exceeds the system capability, the system will throw an error. Flowchart of the system in hardware-based high-frame-rate US imaging mode. 
2) Software-Driven Ultrasound Imaging Mode:
In this mode, the system is driven by the software, and the FPGA is used as a data acquisition system (Fig. 8) . After processing the user-input parameters, the software enters a loop. In each iteration, the FPGA passively waits for the software to calculate and send a transmit delay pattern. Once the delay pattern is received, the FPGA excites the CMUT array with this pattern, pushes the acquired data into the A-scan FIFO (Fig. 4) , sends it to the PC after data acquisition is completed, and starts waiting for the next transmit delay pattern to arrive. The PC acknowledges the received data and sends the transmit delay pattern for the next iteration to the FPGA. After a complete frame has been received, the software performs DRBF, postprocessing, and image display.
3) Interleaved Photoacoustic and Ultrasound Imaging Mode:
In a fashion similar to the first phase in the hardware-based high-frame-rate US imaging mode, users are prompted to input parameters to initialize the system registers and the DDR3 memory module (Fig. 9 ). In the second phase, the system is driven by the laser. In each iteration, the FPGA passively waits for the flashlamp output trigger signal from the laser. Once the signal is received, the FPGA waits 235 μs (flashlamp to Q-switch delay value unique to the laser system), sends a Q-switch trigger signal to the laser so that it fires, starts acquiring PA data, and sends the acquired data to the PC for PA image reconstruction and postprocessing. Next, the FPGA performs a user-specified number of US frames and sends the beamformed data to the PC for postprocessing and display. Then, the FPGA enters the next iteration and waits for the next flashlamp output trigger signal.
4) Velocity Measurement Mode:
In this mode, the software drives the system. In each iteration, the software sends an instruction to the FPGA so that it performs two consecutive US frames at a user-specified frame rate (Fig. 10) . Once the two frames are received by the PC, the software performs postprocessing to prepare the image for display. After the scanlines in the two frames are bandpass filtered, the software also calculates the shift (how much the scatterer has moved) at each pixel from the first frame to the second in a user-specified area with the correlation-based method [51] - [53] . For each pixel of interest, the scanline data that centers this pixel is windowed and shifted over the same scanline in the second frame to locate another window that has the maximum correlation with the first one. By comparing the distance between the two window centers, the shift at this pixel can be calculated. The velocity at this pixel can be derived by multiplying the shift with the user-specified frame rate. The software displays the first US image overlapped with the velocity map in the user-specified area and enters the next iteration.
III. EXPERIMENTS AND RESULTS
A 16-element 1-D CMUT array wire bonded to a chip carrier with an oil tank on top is used with the system to demonstrate its real-time imaging and velocity measurement capability [ Fig. 11(a) ]. The experimental conditions are summarized in Table II . The minimum number of beams required is: Q = 4D sin θ/λ [54] , where D is the array size, θ is the half the viewing angle, and λ is the wavelength. With the array size, viewing angle, speed of sound, and center frequency listed in Table II , the minimum number of beams is 21, and we empirically set the number of beams to be 25.
A. Imaging Experiment
An imaging phantom was made using five 180-μm black fishing lines and five 200-μm clear fishing lines to test the different imaging modes of the system [Figs. 11(b) and 12] . Each experiment was conducted with both a still and moving phantom. A single-output laser fiber bundle is placed beside the oil tank to deliver laser illumination for PA imaging [ Fig. 11(c) ].
1) Hardware-Based High-Frame-Rate Ultrasound Imaging:
The image reconstructed in this mode clearly shows the 10 fishing lines in the phantom [ Fig. 13(a) ]. The fishing lines located at ±30 • at F#5 are far off-axis and, therefore, appear dimmer. With a 342-μm wavelength and a one-cycle bipolar excitation pulse, the theoretical axial resolution is 171 μm [55] , [56] . Both the upper and lower surfaces of the clear fishing line are clearly imaged because its diameter of 200 μm is significantly larger than the axial resolution. The system's frame rate in this mode can reach 170 FPS for the specified imaging parameters. A video showing the phantom being manually moved can be found here .
2) Software-Driven Ultrasound Imaging:
The image acquired in this mode looks similar to that acquired in the hardware-based high-frame-rate US imaging mode, but it has a cleaner background [ Fig. 13(b) ]. The improved image quality is due to the different order of bandpass filtering and receive beamforming in this mode. In the hardware-based high-frame-rate US imaging mode, bandpass filtering is performed on the PC after receive beamforming is completed on the FPGA. The equivalent sampling rate of the beamformed data is 4.5 × 4 = 18 MS/s because there are eight pixels within a single wavelength (Table II) , while in the software-driven US imaging mode, bandpass filtering is performed before receive beamforming on raw A-scan data sampled at 125 MS/s, which is significantly higher than 18 MS/s. Since the FPGA is used as a data acquisition device and DRBF is performed in the PC, users have access to raw US A-scan data. Fig. 14(a) shows the A-scan data of beam 13 (center beam) acquired from element 8 (a center element); the reflections from the different fishing lines can be clearly identified. The frame rate in this mode can reach 7.6 FPS. This is significantly lower than that in the hardware-based high-frame-rate US imaging mode because there is more overhead in the data transfer. This mode requires the full A-scan data for one frame, which is 2.57 MB, while the equivalent amount in the hardware-based high-frame-rate US imaging mode is 17.35 KB. The DRBF algorithm is implemented in the software which is often less efficient than a dedicated hardware implementation.
3) Interleaved Photoacoustic and Ultrasound Imaging: In the PA image, only black fishing lines are visible because they are much stronger optical absorbers than clear fishing lines [ Fig. 13(c) and (d) ]. The frame rate of PA imaging is equal to the repetition rate of the laser (20 Hz) . Each PA frame is followed by three US frames, the average US frame rate is 60 FPS. A video of the phantom being manually moved can be found here . If more than three frames of US imaging are performed following each PA frame, the system will miss the flashlamp output trigger signal. The time needed to process one PA image and four US images might exceed the laser repetition period. This means that the FSM might not be back to the "Wait for Flashlamp out" state ( Fig. 9 ) when a new flashlamp output trigger signal is received.
Since PA image reconstruction is performed in the PC, users have access to raw PA A-scan data. Fig. 14(b) shows the PA A-scan data from element 8. The black fishing lines at three different depths can be clearly identified and coregistered with the US A-scan.
B. Velocity Measurement
In order to test the velocity measurement capability, another phantom was made using several 200-μm fishing lines aligned in a row and spaced 2 mm apart. The phantom was attached to a linear stage (PRO165, Aerotech Inc., Pittsburgh, PA, USA) which is programed to oscillate with a frequency of 4 Hz and an amplitude of 0.21 cm. The system acquired 6 s of beamformed data, and the velocity distribution within a user-specified area was calculated with the correlation-based algorithm [51] - [53] . The window for correlation is empirically set to contain 65 pixels. Fig. 15(a) shows the US image and the velocity distribution at the end of the first second, and Fig. 15(b) shows the first second of the velocity curve. A video showing dynamic coregistration of the US image, the velocity distribution, and the velocity curve progress can be found here . The velocity curve frequency matches the oscillation frequency. With the 0.21-cm amplitude, the 4-Hz frequency, the amplitude of the velocity curve should be 5.28 cm/s. The error could be due to a nonideal oscillation of the linear stage.
IV. DISCUSSION
A. Frame Rate
For the presented imaging parameters, the hardware-based high-frame-rate US imaging mode frame rate is 170 FPS. The high frame rate is a result of the register-transfer level system implementation where developers have flexibility in manipulating the hardware resource to acquire and process data with little overhead.
The frame rate of the system in software-driven US imaging mode is limited by the data transfer rate between the FPGA and the PC as well as the processing speed of the PC. With a 1-Gb/s Ethernet connection and 2.57 MB of data in each US frame, the frame rate cannot exceed 49 FPS even with no computational bottlenecks. To increase the frame rate, a faster data link (e.g., PCIe) must be established in addition to higher computer processing speed.
For interleaved PA and US imaging mode, the limiting factor of frame rate is the repetition rate of the laser. Although the current repetition rate (20 Hz) of the laser is not very high (like 2 kHz in [15] and [21] ), the forward-looking array-based imaging scheme requires only one laser firing per frame, while the side-looking single-transducer-based imaging scheme requires more than 100 (125 in [15] and 200 in [21] ). As the repetition rate goes up, the array-based IVPA imaging frame rate will increase accordingly as long as the raw data can be acquired and processed by the backend system in real time.
In order to keep the custom software concise and easy to maintain, it does not involve any parallel processing or multithreaded programing. The overall performance of the system can also be boosted by transporting the software to a multithreaded or graphics processing unit version [36] .
B. Programmability
Due to the low-level system implementation, the programmability of the system is flexible and visible to users. The system architecture provides a rich instruction set that can be conveniently expanded by adding more branches to the FSM of the central controller. These instructions can be customized to adapt the system to specific applications. For example, in the software-driven US imaging mode, the software continuously sends the instruction "excite the CMUT with delay pattern W and return the A-scans from all elements" to the FPGA. The software adjusts the pattern "W" in each iteration to cover a complete sector for CPA imaging. Users can conveniently turn this imaging mode into flash-angle imaging [57] by modifying: 1) how the pattern "W" is calculated and 2) the image reconstruction method in the software. Another useful instruction of the system is "perform X frames of US imaging at frame rate Y and return the beamformed data," where both "X" and "Y" can be configurable from the software. In the velocity measurement mode, "X" is set to 2 and "Y" is set to 200 FPS so that two consecutive frames of US images are acquired with a fixed interval. This allows a correlation-based algorithm to calculate the velocity for each pixel of interest. The system can also be programed to do synthetic phased array imaging [58] by sending the instruction "excite element Z and return the A-scans from all elements" with "Z" looped from 1 to 16 in each iteration and the beamforming algorithm implemented in the software. With these system instructions, users can quickly implement their own imaging algorithms and system procedures.
C. Applications
The envisioned application for the system is IVPA and IVUS imaging. The system can also be used in endoscopic imaging where a low-channel count is typically sufficient and high imaging resolution is required. The high sampling rate (125 MS/s and ×4 linear interpolation) and high front-end electronics operating frequency (20 MHz for transmit and 60 MHz for receive) enables the system to perform high-frequency imaging. The transmit frequency is currently limited by the HV pulsers used in the front-end analog circuit board. The frequency of the digital excitation signal from the FPGA can be as high as 375 ÷ 2 = 187.5 MHz. Other than high-frequency imaging, the compactness of the system will help integrate the dual-mode IVPA/IVUS imaging in a catheterization laboratory without the complications of a cart-based system. Applications that require larger apertures with greater channel counts can be accommodated by adding multiplexing capability in the front-end electronics. Alternatively, the presented system can be scaled up to increase the number of channels it can handle. Due to the high programmability of the system, it also provides a suitable platform for researchers to quickly prototype and test their imaging algorithms and system implementation.
D. Remaining Tasks for Clinical Translation
This implementation shows the complete functionality of the system. The analog front end is implemented on a customized board. To transfer the system to clinical use, a catheter will be designed to miniaturize the analog front end and attach it to the tip. With the custom analog front-end integrated circuits, we will also increase the transmit frequency. System packaging, as well as the development of a user-friendly graphical user interface, will also be part of a future system.
V. CONCLUSION
We developed a low-cost, compact, high-speed, and programmable FPGA-based multimodal imaging system that can perform PA and US imaging and velocity measurements. The system features high-frequency imaging, which is enabled by the front-end electronics and the ADC's high sampling rate. The low-level system implementation enables a high frame rate, and the system also provides flexible programmability that enables users to adapt the system to specific tasks by customizing the software.
